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Abstract—In this paper, we propose the ﬁrst metal-density-
driven (MDD) placement algorithm to reduce chemical–
mechanical planarization/polishing (CMP) variation and achieve
higher routability. To efﬁciently estimate metal density and
thickness, we ﬁrst apply a probabilistic routing model and
then a predictive CMP model to obtain the metal-density map.
Based on the metal-density map, we use an analytical placement
framework to spread blocks to reduce metal-density variation.
Experimental results based on BoxRouter and NTUgr show that
our method can effectively reduce the CMP variation. By using
our MDD placement, for example, the topography variation can
be reduced by up to 38% (23%) and the number of dummy ﬁlls
can be reduced by up to 14% (8%), compared with those using
wirelength-driven (cell-density-driven) placement. The results of
our MDD placement can also lead to better routability.
Index Terms—Manufacturability, physical design, placement,
VLSI.
I. INTRODUCTION
F
OR 90 nm and more advanced process technologies, man-
ufacturability and yield-related issues are becoming more
and more important. In particular, topography (thickness) varia-
tion after chemical–mechanical planarization/polishing (CMP),
i.e., CMP variation, is shown to be systematically determined
by wire-density distribution [23], [27], [33]. Even after CMP,
intrachip topography variation can still be on the order of
20%–40% [18], [27]. Such a topography variation leads to not
only increased wire resistance and capacitance but also serious
manufacturing issues like etching and printability [18], [27],
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[30].Therefore,itisessentialtohavemoreuniformcopper(Cu)
thickness of interconnect, so that timing analysis in the early
stages can be more accurate, and thus, timing can be optimized
more effectively.
Effectively distributing pins and cells into a placement region
with metal-density consideration can provide more ﬂexibility
for routing, leading to better metal-density topography. Without
considering metal density during placement, routers may fail to
optimize metal density because of inferior pin locations, which
isobservedbyChoetal.[11].Thetaskofarouteristocomplete
all the connections among pins. As a result, it cannot avoid
routing through some highly dense region in which a pin lies.
In addition to wirelength, there are many recent works on
placement optimizing for cell density [9], [29], congestion [24],
[28], [32], and timing [19]. However, none of them considers
metal-density and CMP variation. Cell density has been con-
sidered for placement [2], [9], [29], but it cannot address metal
density well. Since the wire density among cells of a functional
unit is usually much higher than the wire density between cells
of different functional units, simply distributing cells evenly
cannot guarantee uniform metal density. Congestion and metal
density are closely related, but a congestion-driven placement
still cannot reﬂect metal density directly and effectively. It has
been shown that even under the same routing congestion, metal
densities are very different when wide wires exist [11]. Since no
previous work focuses on metal-density optimization, it shows
the importance of our work. Note that metal density and wire
density are related; metal density consists of both wire density
and dummy ﬁll density, and metal-density distribution is thus
the major factor that affects CMP results. Consequently, we
shall optimize metal-density distribution directly (instead of
wire density since it cannot directly address the metal density).
In this paper, we propose a metal-density-driven (MDD)
placement algorithm for CMP variation and routability opti-
mization. Because metal density needs to be estimated and
updated frequently during the placement process, an efﬁcient
approach is required. Therefore, we use a probabilistic routing
model [25], [31] and a predictive CMP model [11] to evaluate
metal density. Then, the metal-density map is used to guide
block (cell/macro) spreading to ﬁnd a uniform metal-density
result. Note that our placement approach is not limited to the
probabilistic routing model and the predictive CMP model.
To increase the accuracy, a global router and/or an accurate
CMP simulator, such as in [15], can be used. Five adaptec
benchmarks [2] are used to conduct our experiments. The
placement results are routed by BoxRouter [10] and NTUgr [4].
The results show that our MDD placement can effectively
0278-0070/$25.00 © 2008 IEEE
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TABLE I
NOTATIONS IN THIS PAPER
reduce the topography variation by up to 38% (23%), compared
with wirelength-driven (WLD) [cell-density-driven (CDD)]
placement. In addition, the experimental results also show
that the MDD placement can lead to higher routability. All
circuits placed by the MDD placement do not have any routing
overﬂow, while only one (three) circuit placed by the WLD
(CDD) placement has no overﬂow. Higher routability from our
MDD placement enables BoxRouter to achieve 33.4× (4.7×)
speedup, compared with BoxRouter with the WLD (CDD)
placement. These results show that our MDD placement is
effective in improving both CMP variation and routability.
The remainder of this paper is organized as follows.
Section II gives essential background for analytical placement,
CMP model, and metal-density estimation. Our MDD place-
ment algorithm is explained in Section III. Section IV reports
the experimental results. Finally, the conclusions are given in
Section V.
II. PRELIMINARIES
We describe the placement model, placement metrics, and
the predictive CMP model in the following.
A. Placement Model
We use a hypergraph H =( V,E) to model a circuit. Let ver-
tices V = {v1,v 2,...,v n} represent blocks (cells and macros),
and let hyperedges E = {e1,e 2,...,e m} represent nets. Let xi
and yi be the x- and y-coordinates of the center of block vi,
respectively. The circuit may contain some preplaced blocks
w h i c hh a v eﬁ x e dx- and y-coordinates and cannot be moved.
Table I gives the notation used in this paper.
B. Placement Metrics
The main purpose for placement is to ﬁnd desired positions
for all blocks such that some placement metrics are optimized.
The following gives important placement metrics for modern
circuit designs.
1) Wirelength is the main objective for placement. Usu-
ally shorter wirelength leads to better routability and
timing. However, considering total wirelength alone is
not enough for modern circuit designs. For example,
squeezing blocks can reduce total wirelength but may be
harmful for routability.
2) Routability is an important metric for both placement
and routing. A placement with high routability can re-
duce routing time and result in fewer routing detours.
It is important to have fewer routing detours so that the
wirelength estimation in the placement stage can be more
accurate.
3) Cell density is also an important consideration for mod-
ern placement. Since buffer insertion and gate sizing
are commonly used in modern designs, some whitespace
should be reserved for further optimization.
4) Manufacturability also needs to be considered in the
placement stage for nanometer designs. Cell/macro posi-
tions can roughly determine the wire-density distribution.
To effectively reduce the CMP variation, we shall con-
sider cell/macro positions.
C. Predictive CMP Model
We use the predictive CMP model proposed in [11]. The
metal thickness variation after CMP is determined by metal
density that includes both wires and dummies. The number of
dummy ﬁlls depends on wire density. Thus, we can predict
the resulting normalized copper (Cu) thickness from the wire
density. The normalized Cu thickness TCu can be computed by
TCu = α
 
1 −
M2
b
β
 
, 0.2 ≤ Mb ≤ 0.8 (1)
where Mb is the metal density of a bin, and α and β are
technology-dependent constants. The metal density Mb in-
cludes the wire density and the dummy density in a bin. Fig. 1
shows the required dummy density and the predicted Cu thick-
ness with respect to the wire density. Given the wire density Rb,
we can look up the number of dummy ﬁlls to be inserted to ob-
tain the total metal density Mb. Then, the ﬁnal Cu thickness can
be predicted using (1). This predictive model has been veriﬁed
with a commercial CMP simulator [5] and industry test cases.
III. MDD PLACEMENT
Our MDD placement is based on an analytical placer. We use
metal-density-aware spreading forces to guide block spreading
to reduce CMP variation. Fig. 2 shows our placement frame-
work. The wire density is updated during the placement process
based on the predictive CMP model described in Section II-C.
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Fig. 1. Predictive CMP model.
Fig. 2. Our MDD placement framework.
Then, the metal-density topography is used in the analytical
placer to move blocks to reduce metal-density variation. Then,
block coordinates are updated into the placement database for
the next placement iteration.
A. Placement Framework
The analytical placement framework optimizes wirelength
and spreads blocks to reduce the overlaps between blocks [9].
To evenly distribute the blocks, we divide the placement region
into uniform nonoverlapping bin grids. Then, the global place-
ment problem can be formulated as a constrained minimization
problem as follows:
min W(V,E)
s.t. Db(V ) ≤ Dmax
b , for each bin b (2)
where W(V,E) is the wirelength function, Db(V ) is the poten-
tial function that is the total area of movable blocks in bin b,
and Dmax
b is the maximum allowable area of movable blocks in
bin b. Dmax
b can be expressed as
Dmax
b = tdensity(wbhb − Pb) (3)
where tdensity is a user-speciﬁed target cell density value for
each bin (tdensity < 1.0), wb(hb) is the width (height) of bin
b, and Pb is the base potential. The base potential equals the
preplaced block area to prevent blocks from being overlapped
with preplaced blocks.
The wirelength W(V,E) is deﬁned as the total half-
perimeter wirelength (HPWL) as follows:
W(V,E)=
 
e∈E
 
max
vi,vj∈e|xi − xj| + max
vi,vj∈e|yi − yj|
 
. (4)
Since W(V,E) is not smooth and nonconvex, it is hard to
minimize it directly. Thus, several smooth wirelength approx-
imation functions are proposed, such as quadratic wirelength
[14], [22], Lp-norm wirelength [6], [21], and log-sum-exp
wirelength [7], [9], [20], [26]. Since recent results show that
the log-sum-exp wirelength model achieves the best results
among these three models [7], [9], we apply the log-sum-exp
wirelength model in our placer.
We express the function Db(V ) as
Db(V )=
 
v∈V
Px(b,v)Py(b,v) (5)
where Px and Py are the overlap functions of bin b and
block v along the x- and y-directions. However, the overlap
functions Px and Py are neither smooth nor differentiable. We
adopt the bell-shaped potential function ˜ Px to smooth Px.T h e
bell-shaped function was ﬁrst proposed in [26] and then was
extended to handle mixed-size blocks in [20]. We use the later
version of the bell-shaped function ˜ Px, which is deﬁned by
˜ Px(b,v)=
⎧
⎨
⎩
1 − pl2
x, 0 ≤ lx ≤ wv
2 + wb
q
 
lx − wv
2 − 2wb
 2 , wv
2 + wb ≤ lx ≤ wv
2 +2 wb
0, wv
2 +2 wb ≤ lx
(6)
where
p =
4
(wv +2 wb)(wv +4 wb)
q =
2
wb(wv +4 wb)
(7)
where wb is the bin width, wv is the block width, and lx is
the center-to-center distance of the block v and the bin b in the
x-direction.
The quadratic penalty method is used to solve (2), implying
that we solve a sequence of unconstrained minimization prob-
lems of the form
min W(V,E)+λ
 
∀b
(Db(V ) − Dmax
b )
2 (8)
with increasing λ’s. The solution of the previous problem is
used as the initial solution for the next one. We solve the
unconstrained problem in (8) by the conjugate gradient (CG)
method.
B. Metal-Density Estimation
To compute the metal density, we need to know the wire
density ﬁrst. Based on the bin structure, the wire density of a
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Fig. 3. Probabilistic routing model for a two-pin net from S to T.( a )F i v e
possible L- and Z-shaped routings. (b) The expected track usage for each edge.
bin can be computed by the numbers of tracks going through
four edges of the bin. Let tl
b, tt
b, tr
b, and tb
b be the numbers of
tracks going through the left, top, right, and bottom edge of the
bin b, respectively. In each bin, we use two layers, a vertical
routing layer and a horizontal routing layer, to compute the
wire density (we will extend the computation to multiple layers
in Section III-F.). The average wire density Rv
b in the vertical
routing layer of bin b can be estimated by
Rv
b = uv
 
tt
b + tb
b
2wb
 
+ Bv
b (9)
and the average wire density Rh
b in the horizontal routing layer
of bin b is
Rh
b = uh
 
tl
b + tr
b
2hb
 
+ Bh
b (10)
where uv(uh) is the average metal width for vertical (hori-
zontal) routing, wb(hb) is the bin width (height), and Bv
b(Bh
b )
is the base density of the vertical (horizontal) routing layer
contributed by the internal routing of the cells/macros, which
can be extracted from the standard cell layout. After obtaining
the wire density, we can use the predictive CMP model to
compute the metal density and the resulting Cu thickness.
To predict the expected horizontal/vertical track usage for
each bin, we ﬁrst decompose multiterminal nets into Steiner
trees using FLUTE [12], [13]. Then, the track usage for each
two-pin net is estimated by the probabilistic routing model [25],
[31]. Fig. 3 shows an example. For a two-pin net from S to
T, there are two possible L-shaped routes and three possible
Z-shaped routes. The expected track usage for each edge is
computed by the number of possible routes that goes through
it divided by the number of the total possible routes.
C. Metal-Density-Aware Block Spreading
To reduce the metal-density variation, the placement needs
to have uniform wire density. We use Fig. 4 to illustrate the
concept of reducing the wire-density variation. Usually, the
high wire-density region is caused by not only local nets but
also global nets. In Fig. 4(a), there are three nets in the central
region, two local nets and one global net. Then, extra forces are
applied to the blocks in the central region to push out blocks
from this region to obtain the result in Fig. 4(b). As a result,
the metal density in the central region is reduced, and a more
uniform metal-density result is obtained.
Fig. 4. Concept of reducing the wire density. (a) The blocks in the high metal-
density regions receive forces to leave the region. (b) After moving blocks, a
more uniform wire-density result is obtained.
The MDD placement problem can be formulated as a con-
strained minimization problem as follows:
min W(V,E)
s.t. Db(V ) ≤ Dmax
b , for each bin b,
Mv
b (V ) ≤ M
v,max
b
Mh
b (V ) ≤ M
h,max
b (11)
where W(V,E) is the wirelength function, Db(V ) is the total
area of movable blocks in bin b, Dmax
b is the maximum allow-
able area of movable blocks in bin b, Mv
b (Mh
b ) is the metal
density in the vertical (horizontal) routing layer in bin b, and
M
v,max
b (M
h,max
b ) is the maximum allowable metal density in
the vertical (horizontal) routing layer in bin b.
We could use the quadratic penalty method to solve the
problem
min W(V,E)+λ1
 
∀b
(Db(V ) − Dmax
b )
2
+ λ2
 
∀b
(Mv
b (V ) − M
v,max
b )
2
+ λ3
 
∀b
 
Mh
b (V ) − M
h,max
b
 2
. (12)
However, the gradients of
 
∀b(Mv
b (V ) − M
v,max
b )2 and
 
∀b(Mh
b (V ) − M
h,max
b )2 provide extra forces on blocks, and
the weights of λ1, λ2, and λ3 are not easy to be determined.
As a result, the approach may not converge to an evenly
distributed placement or cause numerical instability. To prevent
the aforementioned problem, we add extra forces implicitly by
modifying the base potential Pb to maintain the stability of
the nonlinear solver. The original base potential Pb considers
only preplaced blocks, while the metal-density-aware base po-
tential Pm
b considers both preplaced blocks and metal density.
We have
Pm
b = min(Pb + κMb,w bhb) (13)
where
Mb =
 
Mv
b − min
∀b
Mv
b
 
+
 
Mh
b − min
∀b
Mh
b
 
(14)
andκisaparameter tocontrol thestrengthofthemetal-density-
aware forces. The value of Pm
b is restricted to be less than the
area of bin b to ensure the numerical stability. Then, we use the
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Fig. 5. Metal-density-aware base potential generation. (a) The preplaced
block density. (b) The predicted metal density. (c) The base potential consid-
ering both (a) and (b).
new base potential to compute the maximum allowable block
area D
m,max
b
D
m,max
b = tdensity (wbhb − Pm
b ). (15)
As a result, the placement problem becomes
min W(V,E)+λ
 
∀b
(Db(V ) − D
m,max
b )
2 . (16)
We can adjust κ in (13) according to the total available
whitespace of the design. The total maximum allowable block
area in a placement region must be large enough to contain all
movable blocks, i.e.,
 
∀b
D
m,max
b ≥ area_of_all_movable_blocks. (17)
If we set κ larger, we may have a more uniform metal-
density result, but the resulting wirelength may be worse. This
parameter controls the tradeoff between the wirelength and
the metal-density variation. The effects of adjusting κ will be
reported in Section IV.
Fig. 5 shows an example of computing the metal-density-
aware base potential. Fig. 5(a) and (b) shows the preplaced
block density and the predicted metal density, respectively.
Summing up the two density values using (13), we can obtain
the resulting base potential as shown in Fig. 5(c).
D. Base Potential Smoothing
A smooth objective function helps the gradient method to
ﬁnd a desired solution. Thus, we need to smooth the base
potential to achieve better solutions. We apply the two-stage
smoothing technique [9], Gaussian smoothing followed by
level smoothing to smooth metal-density-aware base potential.
We use Fig. 6 to explain our smoothing method. First,
Gaussian smoothing is applied to the conﬁguration of Fig. 6(a),
and avoid the dramatic change in the landscape to obtain the
conﬁguration of Fig. 6(b). Then, level smoothing is applied
to reduce the potential levels to obtain the conﬁguration of
Fig. 6(c).
Gaussian smoothing works as a low-pass ﬁlter, which can
smooth the local potential change. The 2-D Gaussian has
Fig. 6. Two-step smoothing example. (a) Original density. (b) After Gaussian
smoothing. (c) After level smoothing.
the form
G(x,y)=
1
2πσ2e
−
x2+y2
2σ2 (18)
where σ is the standard deviation of the distribution. Applying
convolution (∗) to the Gaussian function G with the base
potential P
S(x,y)=G(x,y) ∗ P(x,y) (19)
we can obtain a smoother base potential S.T h ev a l u eσ deﬁnes
the smoothing range. A larger σ leads to a more smooth
potential. In global placement, the smoothing range gradually
decreases so that the smoothed potential approaches the exact
density gradually.
After the Gaussian smoothing, we apply another landscape
smoothing function [17] to reduce the potential levels. As a
result, the ﬁnal smoothed based potential ˜ P is given by
˜ P(x,y)=
 
S +
 
S(x,y) − S
 δ
if S(x,y) ≥ S
S −
 
S − S(x,y)
 δ
if S(x,y) < S
(20)
where S is the average value of S(x,y), and δ ≥ 1.W e
normalize S so that every S is between 0 and 1 to ensure
|S(x,y) − S| < 1.0. Smoothing potential levels reduces the
height of high potential regions so that movable blocks can
spread to the whole placement region smoothly.
In summary, there are three parameters for generating
smoothing metal-density-aware base potential. These three pa-
rameters are controlled empirically as follows.
1) κ controls the strength of the metal-density-aware forces
by allocating whitespace for the metal-density-aware
base potential. The amount of allocated whitespace grad-
ually increases to the user-speciﬁed whitespace ratio dur-
ing the placement.
2) σ controls the range of the Gaussian smoothing. The
smoothing range starts from 15% of the chip width and
gradually decreases to around 1% of the chip width.
3) δ controls the degree of level smoothing. It decreases
from 5 to 1. When δ =1 , there is no level smoothing.
E. Placement Flow
Fig. 7 shows our placement ﬂow. Our MDD placement is
based on a multilevel analytical placement framework. First,
we iteratively cluster blocks to obtain the hierarchy. The cluster
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Fig. 7. Our MDD placement ﬂow.
positions are initialized by solving the minimum quadratic
wirelength, which is widely used in quadratic placement.
There are three loops in the placement ﬂow.
1) The ﬁrst loop is the multilevel loop (in lines 3–17). The
bin dimension is initialized so that the number of bins is
proportional to the number of clusters in the current level.
Afterﬁndingtheplacementofthecurrentlevel,thecircuit
hierarchy is declustered once.
2) The second loop is the block spreading loop (in lines
5–15). The smoothing parameters κ, σ, and δ are updated
in this loop. Then, the value of λm in (8) gradually
increases inside the loop to spread blocks to the desired
positions.
3) The third loop is to ﬁnd the minimal value of (8) by the
CG method (in lines 8–13). Since all clusters/blocks are
moving inside this loop, we need to update the metal-
density map (line 10) and the corresponding base poten-
tial (line 11) inside this loop.
The placement progress continues until all clusters are
declustered and the value of (8) cannot be further reduced.
Then, we legalize the placement by removing all overlaps and
report the ﬁnal result.
F. Extension of Handling Multiple Metal Layers
In modern VLSI designs, there are usually multiple metal
layers. Our method can be extended to optimize multiple metal
layers directly. First, a fast 3-D global router is needed to ﬁnd
the number of tracks used for each edge of the bin in each layer.
Based on the track usage, we can use (9) and (10) to compute
the wire density for each layer. Then, (14) can be modiﬁed as
Mb =
 
∀l
wl
 
Ml
b − min
∀b
Ml
b
 
(21)
where Ml
b is the metal density of bin b in layer l and wl
is the weight of the layer l. Because it is important to have
TABLE II
BENCHMARK STATISTICS
Fig. 8. Metal-density standard deviation and HPWL versus κ for adaptec5.
smaller metal-density variation for lower layers [16], we can set
higher weights for lower layers than those of upper layers. After
computing the new Mb, the new base potential Pm
b and the
maximum allowable block area D
m,max
b can be computed by
Pm
b = min(Pb + κMb,w bhb) (22)
D
m,max
b =tdensity (wbhb − Pm
b ). (23)
Then, the multilayer MDD placement problem can be solved
by ﬁnding the minimum value of
min W(V,E)+λ
 
∀b
(Db(V ) − D
m,max
b )
2 . (24)
IV. EXPERIMENTAL RESULTS
We implemented the proposed algorithm in C++ by aug-
menting the placer NTUplace3 [9]. All the experiments were
performed on a 2.2-GHz AMD Opteron machine. The adaptec
benchmarks are taken from the ISPD’05/06 placement contest
[1], [2].1 The circuit information is shown in Table II. The
number of movable blocks ranges from 211k to 842k, and
the number of nets ranges from 221k to 868k. The design
utilization rate ranges from 27% to 57%. We follow the routing
conﬁgurations used in the ISPD 2007 routing contest [3].
Six metal layers are assumed, and only 20% wire tracks are
available for routing in metal layers 1 and 2. The size of the
global routing tile in terms of track numbers (Track#) and
1We did not take bigblue or newblue suites because several circuits are still
unroutable (including bigblue4, newblue3, newblue4, and newblue7), accord-
ing to the results from ISPD Placement Contest 2008 [4]. The most important
reason is that the positions of ﬁxed pins in some circuits are not reasonable.
For example, in newblue3, there are many ﬁxed pins in a routing cell, and the
track usage near that routing cell has huge overﬂows. These overﬂows result
in unreasonable copper thickness estimation. Therefore, we did not use bigblue
and newblue suites.
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TABLE III
COMPARISONS OF OUR PLACER USING DIFFERENT MODES FOR THE ADAPTEC BENCHMARKS
macroblock porosity (Blk.) is shown in the last two columns
of Table II. The block porosity deﬁnes the remaining amount of
routing resource above macroblocks in metal layers 3 and 4.
Three experiments were conducted. In the ﬁrst experiment,
we studied the tradeoff between HPWL and metal-density
standard deviation by adjusting the parameter κ described in
Section III-C. In the second experiment, we compared our
MDD placement with two other placement methods. For this
experiment, BoxRouter was used to perform global routing,2
andCuthicknessvariationwasevaluatedbythepredictiveCMP
model [11]. In the last experiment, we further used two recent
state-of-the-art routers, NTUgr [4] and BoxRouter-2008 [4],
which were the second and the fourth places of the 2008 ISPD
Global Routing Contest to perform global routing and evaluate
the CMP variations.
A. Tradeoff Between HPWL and Metal-Density Variation
Since κ controls the force strength to even the metal density
implicitly in (13), we can adjust the force strength by control-
ling κ. Fig. 8 shows the resulting HPWL and the metal-density
standard deviation using different κ’s for the circuit adaptec5.
We only show the results of adaptec5 since all other circuits
have the same trend.3 The x-axis is normalized by the amount
of whitespace used. For example, the number 0.9 means that
κ is adjusted to use 90% whitespace for metal-density-aware
2We used the default parameters for BoxRouter, which may spend more
runtime to achieve fewer overﬂows. Note that BoxRouter completed the routing
for most circuits with zero overﬂows in the ISPD’07 routing contest [3].
3The curves in Fig. 8 are not monotonic because nonlinear optimization
cannot guarantee the optimal solution and results in slight quality difference.
base potential. From the ﬁgure, when κ is larger, the resulting
metal-density standard deviation is smaller but the HPWL is
longer. The resulting metal-density standard deviation can be
reduced by 15%, while HPWL is increased by 18% when 90%
whitespace is used for metal-density-aware spreading forces.
The results also show that the resulting metal-density variation
depends on the amount of available whitespace. If there is
not enough whitespace for the design, our MDD placement
algorithm may have only minor improvement.
B. Comparison Between Different Placement Algorithms
Since there is no previous work on CMP-aware placement,
we compared three different placement modes based on our
placer, the WLD, CDD, and MDD modes. The WLD placement
optimizes wirelength alone with the target cell density u =1 .0.
For the CDD placement, we set the target cell density to its
design utilization rate to evenly spread blocks to the whole
chip region. The MDD placement algorithm is described in
Section III.4 The parameter κ is set to use 90% whitespace
for the metal-density-aware base potential. Table III gives the
placement, routing, and CMP results on the adaptec bench-
marks. “HPWL” is the HPWL after placement, while “WL”
is the total wirelength after global routing. “WL/HPWL” is
the ratio of WL and HPWL, which stands for the wirelength
increase after global routing. “Overﬂow” is the number of total
routing overﬂows after global routing. The overﬂow is deﬁned
4Although there are six metal layers in the circuits, the probabilistic routing
model can only predict the track usages for horizontal/vertical directions.
Therefore, we applied the two-layer model in Section III-C instead of the
multilayer model in Section III-F for our experiments.
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Fig. 9. CMP results using BoxRouter. (a) Normalized Cu thickness variations. (b) Normalized dummy numbers.
Fig. 10. Normalized Cu thickness map in the vertical routing layer for adaptec5 using (a) WLD placement, (b) CDD placement, and (c) MDD placement.
as the sum of the number of tracks that exceeds the routing
capacity for each edge of the global routing tiles. “Dummy” is
the number of dummy ﬁlls based on the predictive CMP model.
“Cu-Avg” and “Cu-Std” are the average and standard deviation
of the normalized copper thickness, respectively.
CMP. The average Cu thicknesses are similar for the three
placement modes. Compared with WLD’s variation, CDD av-
eragely reduces 13% variations of the Cu thickness, and MDD
can further reduce 3% more, 11%–12% in total, variations. In
addition to Cu thickness variation reduction, the total number
of dummy ﬁlls for MDD is 2% less than CDD’s and 6%
less than WLD’s. It is important to have fewer dummy ﬁlls
because it not only can increase circuit performance by reduc-
ing coupling capacitance but also can save manufacturing cost
by decreasing its mask data volume. From the experimental
results, we can see that cell density bears some correlation with
metal density, but cell density still cannot address metal density
well. Compared with CDD placement, the metal-density one
can further reduce about 4%–23% Cu thickness variations.
Fig. 9(a) and (b) shows the resulting normalized Cu thick-
ness variations and normalized total numbers of dummy ﬁlls,
respectively.
Wirelength. The MDD’s HPWL is 8% longer than CDD’s
and 19% longer than WLD’s. After global routing, the MDD’s
WL is 4% longer than CDD’s and 11% longer than WLD’s.
However, it should be noted that since there are still some
overﬂows in CDD’s and WLD’s routing results, it is not fair
to simply compare the WL, as each overﬂow can cause signif-
icant overheads in ﬁnal (detailed) wirelength. For the ratio of
WL/HPWL, MDD incurs only a 17% increase, while CDD and
WLD incur 22% and 29% increases in wirelength, respectively.
The difference in wirelength increases is mainly because of
routing detours, implying that there are more detours in CDD’s
and WLD’s routing results than in MDD’s.
CPU time. The CDD placement time is 14% more than
the WLD one since it takes more time to spread block to the
whole chip. The MDD placement time is the longest, 24% more
than WLD’s; the major placement time penalty comes from the
computation for the metal density. However, the routing time
of MDD is the smallest, 4.67× faster than CDD, and 33.42×
faster than WLD. If we consider both placement and routing,
MDD used the least runtime since routing time dominates the
total runtime.
Routability. A placement with better routability usually has
fewer routing overﬂows, less routing time, and less wirelength
increase. All placements obtained by MDD do not have any
overﬂow, while only three (one) placements obtained by CDD
(WLD) have no overﬂow. MDD also has the smallest routing
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Fig. 11. Normalized Cu thickness map in the horizontal routing layer for adaptec5 using (a) WLD placement, (b) CDD placement, and (c) MDD placement
Fig. 12. CMP results using NTUgr. (a) Normalized Cu thickness variations. (b) Normalized dummy numbers.
Fig. 13. CMP results using BoxRouter-2008. (a) Normalized Cu thickness variations. (b) Normalized dummy numbers.
time and wirelength increase, implying that MDD’s placement
results have higher routability. We also found that pure WLD
placement usually generates nonroutable results for modern
circuit designs. Controlling the cell density can result in better
routability, but MDD placement has the best routability among
the three modes because there are fewer high wire-density
regions in its resulting placement.
The aforementioned results all show that MDD placement
leads not only to more uniform metal-density distribution but
also better routability. Figs. 10 and 11 show the respective
resulting normalized Cu thickness maps in the vertical and hor-
izontal routing layers for adaptec5, using the three placement
modes. The standard deviation of the topography variations is
shown in the ﬁgures.
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C. Results Using Other Routers
We also routed our placement results using two state-of-the-
art routers, NTUgr [4] and BoxRouter-2008 [4], which were the
second and fourth places of the ISPD-2008 Routing Contest.
Figs. 12 and 13 show the respective resulting normalized Cu
thickness variations and normalized total number of dummy
ﬁlls for NTUgr and BoxRouter-2008.
For the results of NTUgr, the Cu thickness variation for
MDD can be reduced by 15% (5%) on average and the total
numberofdummyﬁllscanbereducedby10%(3%)onaverage,
compared with WLD’s (CDD’s) results. For the results of
BoxRouter-2008, the Cu thickness variation for MDD can be
reduced by 22% (11%) on average and the total number of
dummy ﬁlls can be reduced by 9% (4%) on average, compared
with WLD’s (CDD’s) results. The reduction of the thickness
variations and the number of dummy ﬁlls are consistent for all
circuits, no matter which router is used. These results show that
our MDD placement for reducing CMP variation is general and
is applicable to general routers.
V. C ONCLUSION
Metal density is an important issue for manufacturability of
nanometer circuit designs. We have presented the ﬁrst MDD
placement to reduce CMP variation and improve routability.
Experimental results have shown that the proposed MDD
placement algorithm reduces the copper thickness variation by
12%–22% and dummy ﬁlls by 6%–10%, compared with the
WLD placement. In addition, the results generated by our MDD
placement algorithm lead to higher routability.
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